



# FX505GM Block Diagram



| I2C_Port       | Module                 | DEVICE       | 7-bit addr |
|----------------|------------------------|--------------|------------|
| I2C_0          | TOUCH PAD              |              |            |
| I2C_1          |                        |              |            |
| SMBUS          | DDR Channel A(CON1601) |              |            |
|                | DDR Channel B(CON1701) |              |            |
|                |                        |              |            |
|                |                        |              |            |
|                |                        |              |            |
| SMBUS0<br>(EC) | BATTERY                |              | 0X0B       |
|                | CHARGE IC              | BQ24780SRUYR | 0X09       |
| SMBUS1<br>(EC) | GPU                    |              | 0X9E       |
|                |                        |              |            |
|                |                        |              |            |
|                |                        |              |            |







17 M\_CHB\_DQ[0..63]

+1P2V +1P2V 7,10,16,17,18,24,57,83

U03008

M\_CHB\_DQ0 BT11  
M\_CHB\_DQ1 BR11  
M\_CHB\_DQ2 BT9  
M\_CHB\_DQ3 BR8  
M\_CHB\_DQ4 BP11  
M\_CHB\_DQ5 BN11  
M\_CHB\_DQ6 BP6  
M\_CHB\_DQ7 BN8  
M\_CHB\_DQ8 BL12  
M\_CHB\_DQ9 BL11  
M\_CHB\_DQ10 BL8  
M\_CHB\_DQ11 B16  
M\_CHB\_DQ12 B11  
M\_CHB\_DQ13 B10  
M\_CHB\_DQ14 BL7  
M\_CHB\_DQ15 B17  
M\_CHB\_DQ16 BG11  
M\_CHB\_DQ17 BG10  
M\_CHB\_DQ18 BG8  
M\_CHB\_DQ19 BF8  
M\_CHB\_DQ20 BF11  
M\_CHB\_DQ21 BF10  
M\_CHB\_DQ22 BG7  
M\_CHB\_DQ23 BF7  
M\_CHB\_DQ24 BB11  
M\_CHB\_DQ25 BC11  
M\_CHB\_DQ26 BB8  
M\_CHB\_DQ27 BC8  
M\_CHB\_DQ28 BC10  
M\_CHB\_DQ29 BB10  
M\_CHB\_DQ30 BC7  
M\_CHB\_DQ31 BB7  
M\_CHB\_DQ32 AA11  
M\_CHB\_DQ33 AA10  
M\_CHB\_DQ34 AC11  
M\_CHB\_DQ35 AC10  
M\_CHB\_DQ36 AA7  
M\_CHB\_DQ37 AA8  
M\_CHB\_DQ38 AC8  
M\_CHB\_DQ39 AC7  
M\_CHB\_DQ40 W8  
M\_CHB\_DQ41 W7  
M\_CHB\_DQ42 V10  
M\_CHB\_DQ43 V11  
M\_CHB\_DQ44 W11  
M\_CHB\_DQ45 W10  
M\_CHB\_DQ46 V7  
M\_CHB\_DQ47 V8  
M\_CHB\_DQ48 R11  
M\_CHB\_DQ49 P11  
M\_CHB\_DQ50 P7  
M\_CHB\_DQ51 R8  
M\_CHB\_DQ52 R10  
M\_CHB\_DQ53 P10  
M\_CHB\_DQ54 R7  
M\_CHB\_DQ55 P8  
M\_CHB\_DQ56 L11  
M\_CHB\_DQ57 M11  
M\_CHB\_DQ58 L7  
M\_CHB\_DQ59 M8  
M\_CHB\_DQ60 L10  
M\_CHB\_DQ61 M10  
M\_CHB\_DQ62 M7  
M\_CHB\_DQ63 L8

AW11 NC/DDR1\_ECC[0]  
AY11 NC/DDR1\_ECC[1]  
AY8 NC/DDR1\_ECC[2]  
AW8 NC/DDR1\_ECC[3]  
AY10 NC/DDR1\_ECC[4]  
AW10 NC/DDR1\_ECC[5]  
AY7 NC/DDR1\_ECC[6]  
AW7 NC/DDR1\_ECC[7]

DDR1\_CK[0]/DDR1\_CK[0] AM9  
DDR1\_CK[1]/DDR1\_CK[1] AM9  
DDR1\_CK[2]/DDR1\_CK[2] AM8  
DDR1\_CK[3]/DDR1\_CK[3] AM10  
NC/DDR1\_CK[0] AM10  
NC/DDR1\_CK[1] AM11  
NC/DDR1\_CK[2] AM11  
NC/DDR1\_CK[3] AM11  
DDR1\_CKE[0]/DDR1\_CKE[0] AT8  
DDR1\_CKE[1]/DDR1\_CKE[1] AT7  
DDR1\_CKE[2]/DDR1\_CKE[2] AT11  
DDR1\_CKE[3]/DDR1\_CKE[3] AT11  
DDR1\_CS[0]/DDR1\_CS[0] AF11  
DDR1\_CS[1]/DDR1\_CS[1] AF10  
NC/DDR1\_CS[0] AF10  
NC/DDR1\_CS[1] AF10  
DDR1\_ODT[0]/DDR1\_ODT[0] AF7  
NC/DDR1\_ODT[0] AE8  
NC/DDR1\_ODT[1] AE11  
NC/DDR1\_ODT[2] AE11  
NC/DDR1\_ODT[3] AE11  
DDR1\_CAB[3]/DDR1\_CAB[3] AH10  
DDR1\_CAB[2]/DDR1\_CAB[2] AH11  
DDR1\_CAB[1]/DDR1\_CAB[1] AF8  
DDR1\_CAB[4]/DDR1\_CAB[4] AH8  
DDR1\_CAB[5]/DDR1\_CAB[5] AH9  
DDR1\_CAA[5]/DDR1\_CAA[5] BG9  
DDR1\_CAB[9]/DDR1\_CAB[9] AJ9  
DDR1\_CAB[8]/DDR1\_CAB[8] AK6  
DDR1\_CAB[5]/DDR1\_CAB[5] AK5  
NC/DDR1\_CAB[3] AL5  
NC/DDR1\_CAB[4] AL6  
DDR1\_CAA[0]/DDR1\_CAA[0] AN7  
DDR1\_CAA[2]/DDR1\_CAA[2] AN10  
DDR1\_CAA[4]/DDR1\_CAA[4] AN7  
DDR1\_CAA[3]/DDR1\_CAA[3] AN8  
DDR1\_CAA[1]/DDR1\_CAA[1] AH7  
DDR1\_CAB[7]/DDR1\_CAB[7] AN11  
DDR1\_CAA[6]/DDR1\_CAA[6] AR10  
DDR1\_CAB[0]/DDR1\_CAB[0] AR7  
DDR1\_CAA[9]/DDR1\_CAA[9] AT9  
DDR1\_CAA[8]/DDR1\_CAA[8] AT7  
NC/DDR1\_PAR# AJ7  
NC/DDR1\_ALERT# AR8

M\_CHB\_CLK0 17  
M\_CHB\_CLK# 17  
M\_CHB\_CLK1 17  
M\_CHB\_CLK1# 17

M\_CHB\_CKE0 17  
M\_CHB\_CKE1 17

M\_CHB\_CS#0 17  
M\_CHB\_CS#1 17

M\_CHB\_ODT0 17  
M\_CHB\_ODT1 17

M\_CHB\_MAA[0..16] 17

M\_CHB\_MAA16  
M\_CHB\_MAA14  
M\_CHB\_MAA15

M\_CHB\_BA0 17  
M\_CHB\_BA1 17  
M\_CHB\_BG0 17

M\_CHB\_MAA0  
M\_CHB\_MAA1  
M\_CHB\_MAA2  
M\_CHB\_MAA3  
M\_CHB\_MAA4  
M\_CHB\_MAA5  
M\_CHB\_MAA6  
M\_CHB\_MAA7

M\_CHB\_MAA8  
M\_CHB\_MAA9  
M\_CHB\_MAA10  
M\_CHB\_MAA11  
M\_CHB\_MAA12  
M\_CHB\_MAA13

M\_CHB\_BG1 17  
M\_CHB\_ACT# 17

M\_CHB\_PAR 17  
M\_CHB\_ALERT# 17

M\_CHB\_DQS0# 17  
M\_CHB\_DQS1# 17  
M\_CHB\_DQS2# 17  
M\_CHB\_DQS3# 17  
M\_CHB\_DQS4# 17  
M\_CHB\_DQS5# 17  
M\_CHB\_DQS6# 17  
M\_CHB\_DQS7# 17

M\_CHB\_DQS0 17  
M\_CHB\_DQS1 17  
M\_CHB\_DQS2 17  
M\_CHB\_DQS3 17  
M\_CHB\_DQS4 17  
M\_CHB\_DQS5 17  
M\_CHB\_DQS6 17  
M\_CHB\_DQS7 17

M\_CHB\_DQS0 17  
M\_CHB\_DQS1 17  
M\_CHB\_DQS2 17  
M\_CHB\_DQS3 17  
M\_CHB\_DQS4 17  
M\_CHB\_DQS5 17  
M\_CHB\_DQS6 17  
M\_CHB\_DQS7 17

M\_CHB\_DQS0 17  
M\_CHB\_DQS1 17  
M\_CHB\_DQS2 17  
M\_CHB\_DQS3 17  
M\_CHB\_DQS4 17  
M\_CHB\_DQS5 17  
M\_CHB\_DQS6 17  
M\_CHB\_DQS7 17

M\_CHB\_DQS0 17  
M\_CHB\_DQS1 17  
M\_CHB\_DQS2 17  
M\_CHB\_DQS3 17  
M\_CHB\_DQS4 17  
M\_CHB\_DQS5 17  
M\_CHB\_DQS6 17  
M\_CHB\_DQS7 17

M\_CHB\_DQS0 17  
M\_CHB\_DQS1 17  
M\_CHB\_DQS2 17  
M\_CHB\_DQS3 17  
M\_CHB\_DQS4 17  
M\_CHB\_DQS5 17  
M\_CHB\_DQS6 17  
M\_CHB\_DQS7 17

M\_CHB\_DQS0 17  
M\_CHB\_DQS1 17  
M\_CHB\_DQS2 17  
M\_CHB\_DQS3 17  
M\_CHB\_DQS4 17  
M\_CHB\_DQS5 17  
M\_CHB\_DQS6 17  
M\_CHB\_DQS7 17

M\_CHB\_DQS0 17  
M\_CHB\_DQS1 17  
M\_CHB\_DQS2 17  
M\_CHB\_DQS3 17  
M\_CHB\_DQS4 17  
M\_CHB\_DQS5 17  
M\_CHB\_DQS6 17  
M\_CHB\_DQS7 17

M\_CHB\_DQS0 17  
M\_CHB\_DQS1 17  
M\_CHB\_DQS2 17  
M\_CHB\_DQS3 17  
M\_CHB\_DQS4 17  
M\_CHB\_DQS5 17  
M\_CHB\_DQS6 17  
M\_CHB\_DQS7 17

M\_CHB\_DQS0 17  
M\_CHB\_DQS1 17  
M\_CHB\_DQS2 17  
M\_CHB\_DQS3 17  
M\_CHB\_DQS4 17  
M\_CHB\_DQS5 17  
M\_CHB\_DQS6 17  
M\_CHB\_DQS7 17

M\_CHB\_DQS0 17  
M\_CHB\_DQS1 17  
M\_CHB\_DQS2 17  
M\_CHB\_DQS3 17  
M\_CHB\_DQS4 17  
M\_CHB\_DQS5 17  
M\_CHB\_DQS6 17  
M\_CHB\_DQS7 17

M\_CHB\_DQS0 17  
M\_CHB\_DQS1 17  
M\_CHB\_DQS2 17  
M\_CHB\_DQS3 17  
M\_CHB\_DQS4 17  
M\_CHB\_DQS5 17  
M\_CHB\_DQS6 17  
M\_CHB\_DQS7 17

M\_CHB\_DQS0 17  
M\_CHB\_DQS1 17  
M\_CHB\_DQS2 17  
M\_CHB\_DQS3 17  
M\_CHB\_DQS4 17  
M\_CHB\_DQS5 17  
M\_CHB\_DQS6 17  
M\_CHB\_DQS7 17

M\_CHB\_DQS0 17  
M\_CHB\_DQS1 17  
M\_CHB\_DQS2 17  
M\_CHB\_DQS3 17  
M\_CHB\_DQS4 17  
M\_CHB\_DQS5 17  
M\_CHB\_DQS6 17  
M\_CHB\_DQS7 17

M\_CHB\_DQS0 17  
M\_CHB\_DQS1 17  
M\_CHB\_DQS2 17  
M\_CHB\_DQS3 17  
M\_CHB\_DQS4 17  
M\_CHB\_DQS5 17  
M\_CHB\_DQS6 17  
M\_CHB\_DQS7 17


571391\_PDG\_P.134

All VREF traces should be at least 20 mils wide with 20 mils spacing to other signals/planes.


571483\_RVP\_TDK\_SCH\_P.27



571483\_CFL\_H\_DDR4\_RVP\_TDK\_SCH\_Rev0p9\_P.16/224





Channel B



Channel A

+VCCIO  +VCCIO 3,7,10,94

70 PCIEB\_RXN[15:0]   
70 PCIEB\_RXP[15:0] 

PEG Lane reversal

 PCIEG\_TXN[15:0] 70  
 PCIEG\_TXP[15:0] 70

571483\_CFL\_H\_DDR4\_RVP\_TDK\_SCH\_Rev0p9\_P.18/224


+VCCIO  R0600 1% 2 24.90hm PEG\_RCOMP G2 PEG\_RCOMP

NOTE:  
W/S=12/15 mil, length<400mil



CL8068403359717





+VCORE  
+VCCGT

+VCORE 80  
+VCCGT 80

+VCORE

+VCORE

+VCORE

+VCORE

+VCCGT

+VCCGT

32A

128A

CL8068403359717

CL8068403359717

VCC\_SENSE  
VSS\_SENSE

AG37  
AG38

VCORE\_VCCSENSE 80  
VCORE\_VSSSENSE 80

VSSGT\_SENSE  
VCCGT\_SENSE

AH37  
AH38

VCCGT\_VSSSENSE 80  
VCCGT\_VCCSENSE 80


PEGATRON Title : CPU POWER1

PEGATRON PROPRIETARY AND CONFIDENTIAL


BG1-HW RDC-HW2-HW RD Dept.1 Engineer: XMAN

|      |                       |         |        |
|------|-----------------------|---------|--------|
| Size | Project Name          | FX505GE | Rev    |
| A3   | Monday, July 23, 2018 | 9       | 99 1.0 |

Date: Sheet of




FX505 RF request @20180712






## 20180212 SWAP




|            |   |   |   |   |            |  |
|------------|---|---|---|---|------------|--|
| +1P2V      | ○ | ○ | ○ | ○ | +1P2V      | 7,10,16,18,24,57,83  |
| +1P2V_DUAL | ○ | ○ | ○ | ○ | +1P2V_DUAL | 7,10,16,18,24,57,83  |
| +VTT_DDR   | ○ | ○ | ○ | ○ | +VTT_DDR   | 16,18,57,83  |
| +2P5VPP    | ○ | ○ | ○ | ○ | +2P5VPP    | 16,18,57,95  |
| +3VS       | ○ | ○ | ○ | ○ | +3VS       | 7,16,21,22,23,24,28,30,31,32,33,36,44,45,48,50,51,57,70,74,87,88,89,91,92,96 |







| Memory Configuration              | Power Domain | Decoupling Location   | Qty x $\mu$ F (size)  | Note |
|-----------------------------------|--------------|---|-----------------------|------|
| DDR4<br>2 Channels<br>SODIMM 1DPC | VDDQ         | 4 near each side of the DIMM connector close to VDD pins        | 16x 10 $\mu$ F (0603) |      |
|                                   |              | 4 near each side of the DIMM connector close to VDD pins        | 16x 1 $\mu$ F (0402)  |      |
|                                   |              | 1 placeholder   | 1x 330 $\mu$ F (7343) |      |
|                                   | VTT          | Placed on VTT plane close to DIMM, 1 cap stuffed, 1 placeholder | 2x 10 $\mu$ F (0603)  |      |
|                                   |              | Placed on VTT plane close to DIMM                               | 4x 1 $\mu$ F (0402)   |      |
|                                   | VPP          | DIMM Pin side, 1 per DIMM                                       | 2x 10 $\mu$ F (0603)  |      |
|                                   |              | DIMM Pin side, 1 per DIMM                                       | 2x 1 $\mu$ F (0402)   |      |
|                                   | VDDSPD       | Place close to DIMM   | 2x 0.1 $\mu$ F (0402) |      |
|                                   |              | Place close to DIMM   | 2x 2.2 $\mu$ F (0402) |      |




USB30 (CON5201)  
USB30 (CON5202)  
USB20 (CON5203)  
Camera  
M.2 BT


USB3.1 support GEN2  
HM370: 4 ports  
QM370: 6 ports



| Mobile PCH SKUs   | SKU                 |                      |                      |
|---|---------------------|----------------------|----------------------|
|   | HM370               | QM370                | CM246                |
| DMI   | DMI x4 Gen3         | DMI x4 Gen3          | DMI x4 Gen3          |
| SATA 3.0 (6 Gbps) Ports                                 | 4                   | 4                    | 8                    |
| PCIe*   | Up to 16 Gen3 lanes | Up to 20 Gen3 lanes  | Up to 24 Gen3 lanes  |
| Total USB Ports (Maximum USB 3.1)                       | 14 (8)              | 14 (10)              | 14 (10)              |
| Maximum USB 3.1 Ports: Gen 2 (10 Gbps) / Gen 1 (5 Gbps) | 4 / 8               | 6 / 10               | 6 / 10               |
| Total USB 2.0 Ports                                     | 14                  | 14                   | 14                   |
| Intel® Smart Sound Technology                           | YES                 | YES                  | YES                  |
| Intel® ME 12 Firmware                                   | Consumer            | Consumer / Corporate | Consumer / Corporate |
| Intel® AMT  | NO                  | YES                  | YES                  |
| Intel® Optane™ Memory Support                           | YES                 | YES                  | YES                  |
| Intel® Rapid Storage Technology 16                      | YES                 | YES                  | YES                  |
| Intel® RST RAID Support                                 | YES                 | YES                  | YES                  |
| Integrated Intel® Wireless-AC Support                   | YES                 | YES                  | YES                  |
| eSPI Chip Select  | 1                   | 1                    | 1                    |
| Intel® Trusted Execution Technology                     | NO                  | YES                  | YES                  |

Preliminary HSIO Lane Assignments – CNL PCH-H



- Added 4 new PCIe 3.0 lanes versus KBL-H platform.
- GbE LAN removed from lane 10 and SATA PoP1 option moved from lanes 15/16 to 19/20 to better balance PHY clocking.









|                                       |                                |                       |                   |
|---------------------------------------|--------------------------------|-----------------------|-------------------|
| <b>PEGATRON</b>                       |                                | Title : <b>LSIO 3</b> |                   |
| PEGATRON PROPRIETARY AND CONFIDENTIAL |                                |                       |                   |
| <b>BG1-HW RDC-HW2-HW RD Dept.1</b>    |                                | <b>Engineer:</b>      | <b>XMAN</b>       |
| Size<br><b>A2</b>                     | Project Name<br><b>FXS0SGE</b> |                       | Rev<br><b>1.0</b> |
| Date: <b>Monday, July 23, 2018</b>    |                                | <b>24</b>             | <b>99</b>         |
| Date: _____                           |                                | Sheet _____           | of _____          |



Table 10-7: PCH-H VCCPRIM\_IP05 Adder per HSD Line

| Details  | For (HSD0) (uA) | For (HSD1) (uA) |
|--|-----------------|-----------------|
| 24 HSD0 decoder (external)                     | 130             | 400             |
| Most use either 4x Lane add on top of baseline |                 |                 |
| Each HSD0 Gen1 Lane                            | 130             | 130             |
| Each HSD0 Gen2 Lane                            | 117             | 117             |
| Each HSD0 Gen3 Lane                            | 140             | 140             |
| Each HSD0 Gen4 Lane                            | 133             | 133             |
| Each HSD0 Gen5 Lane                            | 140             | 140             |
| Each HSD0 Gen6 Lane                            | 133             | 133             |
| Each HSD0 Gen7 Lane                            | 140             | 140             |
| Each HSD0 Gen8 Lane                            | 133             | 133             |
| Each HSD0 Gen9 Lane                            | 140             | 140             |
| Each HSD0 Gen10 Lane                           | 133             | 133             |
| Each HSD0 Gen11 Lane                           | 140             | 140             |
| Each HSD0 Gen12 Lane                           | 133             | 133             |
| Each HSD0 Gen13 Lane                           | 140             | 140             |
| Each HSD0 Gen14 Lane                           | 133             | 133             |
| Each HSD0 Gen15 Lane                           | 140             | 140             |
| Each HSD0 Gen16 Lane                           | 133             | 133             |
| Each HSD0 Gen17 Lane                           | 140             | 140             |
| Each HSD0 Gen18 Lane                           | 133             | 133             |
| Each HSD0 Gen19 Lane                           | 140             | 140             |
| Each HSD0 Gen20 Lane                           | 133             | 133             |
| Each HSD0 Gen21 Lane                           | 140             | 140             |
| Each HSD0 Gen22 Lane                           | 133             | 133             |
| Each HSD0 Gen23 Lane                           | 140             | 140             |
| Each HSD0 Gen24 Lane                           | 133             | 133             |
| Each HSD0 Gen25 Lane                           | 140             | 140             |
| Each HSD0 Gen26 Lane                           | 133             | 133             |
| Each HSD0 Gen27 Lane                           | 140             | 140             |
| Each HSD0 Gen28 Lane                           | 133             | 133             |
| Each HSD0 Gen29 Lane                           | 140             | 140             |
| Each HSD0 Gen30 Lane                           | 133             | 133             |
| Each HSD0 Gen31 Lane                           | 140             | 140             |
| Each HSD0 Gen32 Lane                           | 133             | 133             |
| Each HSD0 Gen33 Lane                           | 140             | 140             |
| Each HSD0 Gen34 Lane                           | 133             | 133             |
| Each HSD0 Gen35 Lane                           | 140             | 140             |
| Each HSD0 Gen36 Lane                           | 133             | 133             |
| Each HSD0 Gen37 Lane                           | 140             | 140             |
| Each HSD0 Gen38 Lane                           | 133             | 133             |
| Each HSD0 Gen39 Lane                           | 140             | 140             |
| Each HSD0 Gen40 Lane                           | 133             | 133             |
| Each HSD0 Gen41 Lane                           | 140             | 140             |
| Each HSD0 Gen42 Lane                           | 133             | 133             |
| Each HSD0 Gen43 Lane                           | 140             | 140             |
| Each HSD0 Gen44 Lane                           | 133             | 133             |
| Each HSD0 Gen45 Lane                           | 140             | 140             |
| Each HSD0 Gen46 Lane                           | 133             | 133             |
| Each HSD0 Gen47 Lane                           | 140             | 140             |
| Each HSD0 Gen48 Lane                           | 133             | 133             |
| Each HSD0 Gen49 Lane                           | 140             | 140             |
| Each HSD0 Gen50 Lane                           | 133             | 133             |
| Each HSD0 Gen51 Lane                           | 140             | 140             |
| Each HSD0 Gen52 Lane                           | 133             | 133             |
| Each HSD0 Gen53 Lane                           | 140             | 140             |
| Each HSD0 Gen54 Lane                           | 133             | 133             |
| Each HSD0 Gen55 Lane                           | 140             | 140             |
| Each HSD0 Gen56 Lane                           | 133             | 133             |
| Each HSD0 Gen57 Lane                           | 140             | 140             |
| Each HSD0 Gen58 Lane                           | 133             | 133             |
| Each HSD0 Gen59 Lane                           | 140             | 140             |
| Each HSD0 Gen60 Lane                           | 133             | 133             |
| Each HSD0 Gen61 Lane                           | 140             | 140             |
| Each HSD0 Gen62 Lane                           | 133             | 133             |
| Each HSD0 Gen63 Lane                           | 140             | 140             |
| Each HSD0 Gen64 Lane                           | 133             | 133             |
| Each HSD0 Gen65 Lane                           | 140             | 140             |
| Each HSD0 Gen66 Lane                           | 133             | 133             |
| Each HSD0 Gen67 Lane                           | 140             | 140             |
| Each HSD0 Gen68 Lane                           | 133             | 133             |
| Each HSD0 Gen69 Lane                           | 140             | 140             |
| Each HSD0 Gen70 Lane                           | 133             | 133             |
| Each HSD0 Gen71 Lane                           | 140             | 140             |
| Each HSD0 Gen72 Lane                           | 133             | 133             |
| Each HSD0 Gen73 Lane                           | 140             | 140             |
| Each HSD0 Gen74 Lane                           | 133             | 133             |
| Each HSD0 Gen75 Lane                           | 140             | 140             |
| Each HSD0 Gen76 Lane                           | 133             | 133             |
| Each HSD0 Gen77 Lane                           | 140             | 140             |
| Each HSD0 Gen78 Lane                           | 133             | 133             |
| Each HSD0 Gen79 Lane                           | 140             | 140             |
| Each HSD0 Gen80 Lane                           | 133             | 133             |
| Each HSD0 Gen81 Lane                           | 140             | 140             |
| Each HSD0 Gen82 Lane                           | 133             | 133             |
| Each HSD0 Gen83 Lane                           | 140             | 140             |
| Each HSD0 Gen84 Lane                           | 133             | 133             |
| Each HSD0 Gen85 Lane                           | 140             | 140             |
| Each HSD0 Gen86 Lane                           | 133             | 133             |
| Each HSD0 Gen87 Lane                           | 140             | 140             |
| Each HSD0 Gen88 Lane                           | 133             | 133             |
| Each HSD0 Gen89 Lane                           | 140             | 140             |
| Each HSD0 Gen90 Lane                           | 133             | 133             |
| Each HSD0 Gen91 Lane                           | 140             | 140             |
| Each HSD0 Gen92 Lane                           | 133             | 133             |
| Each HSD0 Gen93 Lane                           | 140             | 140             |
| Each HSD0 Gen94 Lane                           | 133             | 133             |
| Each HSD0 Gen95 Lane                           | 140             | 140             |
| Each HSD0 Gen96 Lane                           | 133             | 133             |
| Each HSD0 Gen97 Lane                           | 140             | 140             |
| Each HSD0 Gen98 Lane                           | 133             | 133             |
| Each HSD0 Gen99 Lane                           | 140             | 140             |
| Each HSD0 Gen100 Lane                          | 133             | 133             |

DMI: 125\*4 = 500  
 USB3.1: 125\*5 = 625  
 PCIe Gen3: 148\*8 = 1184  
 SATA: 126\*1 = 126  
 PCIe Gen2: 123\*2 = 246  
 Total = 2820

571391\_CFL\_H\_PDG\_Rev1p0 p624  
 2.2 uH Rated at least 100 mA DCR = 0.33Q +/- 0%  
 22 uF

571391\_CFL\_H\_PDG\_Rev1p0 p624  
 2.2 uH Rated at least 100 mA DCR = 0.33Q +/- 30%  
 22 uF

+3VSUS\_ORG/+1.8VSUS to +1.0VSUS >200us (tPCH06)

+VCCPAZIO = +VCCPAZIO 23  
 +VCC\_RTC = +VCC\_RTC 24,25  
 +3VSUS = +3VSUS 7,21,22,23,24,28,30,31,33,36,44,48,53,68,74,81,88,92,96  
 +1.0VSUS = +1.0VSUS 82  
 +1.8VSUS = +1.8VSUS 21,53,84  
 +VCCDSW = +VCCDSW 7,21,22,23,24,28,30,31,33,36,44,48,53,68,74,81,88,92,96  
 +3VSUS\_ORG = +3VSUS\_ORG 7,21,22,23,24,28,30,31,33,36,44,48,53,68,74,81,88,92,96  
 +VCCGPPA = +VCCGPPA 22

FX505 RF reserve @20180131

PEGATRON Title : VCC/PLL


PEGATRON PROPRIETARY AND CONFIDENTIAL

BG1-HW RDC-HW2-HW RD Dept.1 Engineer: JXMAN


Size Project Name FX505GE

Date: Monday, July 23, 2018 26 99 1.0









# SPI ROM




# SMBus







Click pad Conn.




## KB Backlight Conn.




### Power-on jumper



## Keyboard Conn.




## Thermal Policy




## EC reset






Unmounting for customer request





33.Realtek RTL8111H




34. Transformer/RJ45



RJ45





## ALC233-VB2-CG CODEC












+3VS 7,16,21,22,23,24,28,30,31,32,33,36,45,48,50,51,57,70,74,87,88,89,91,92,96  
 +3VSUS 7,21,22,23,24,26,28,30,31,33,36,48,53,68,74,81,88,92,96  
 +3VM\_SPD 28





## HDMI






I2C slave address selection; Internal pull down  
L: Default, Slave address 0x10-2F  
H: Alternative slave address 0x90-9F; 0xD0-DF

HDMI ID enable; Internal pull down  
L: Default, HDMI ID enable  
**H: HDMI ID disable**

EQ -- Receiver equalization setting; Internal pull up  
L: Compensation for channel loss up to 13db  
H: Default, compensation for channel loss up to 17db  
M: Compensation for channel loss up to 11db


PRE -- Output preemphasis setting; Internal pull up  
L: Pre-emphasis = 2.5db  
H: Default, No Pre-emphasis




CPU Thermal Sensor

temperature set=85 C

$RSET(k\Omega) = 0.0012T^2 - 0.9308T + 96.147$




CPU FAN




EC(PU@+3VS,10Kohm)

GPU FAN



EC(PU@+3VS,10Kohm)

M.2 2280 KEY-M



SATA Conn. 2.5"HDD




Table 48. Socket 3 SSD Pin-Out (Mechanical Key M) On Platform

|    |                                  |                         |    |
|----|----------------------------------|-------------------------|----|
| 74 | 3.3V                             | GND                     | 75 |
| 72 | GND                              | GND                     | 73 |
| 70 | 3.3V                             | GND                     | 71 |
| 68 | SUSC_L(12VHV) (I/O)(3.3V)        | PEDET (NC-PCV/GND-SATA) | 69 |
|    | Connector Key                    | N/C                     | 67 |
|    | Connector Key                    | Connector Key           |    |
|    | Connector Key                    | Connector Key           |    |
|    | Connector Key                    | Connector Key           |    |
| 58 | N/C                              | GND                     | 57 |
|    | N/C                              | REFCLKp                 | 55 |
| 54 | PEWAKE (I/O)(3.3V) or N/C        | REFCLKn                 | 53 |
| 52 | CLKREQ (I/O)(3.3V) or N/C        | GND                     | 51 |
|    | PERSTn (I/O)(3.3V) or N/C        | PETP0/SATA-A+           | 49 |
| 48 | N/C                              | PETP0/SATA-A-           | 47 |
| 46 | N/C                              | GND                     | 45 |
| 44 | N/C                              | PETP0/SATA-B+           | 43 |
| 42 | N/C                              | PETP0/SATA-B-           | 41 |
| 40 | N/C                              | GND                     | 39 |
| 38 | DEVSP (I/O)                      | PETp1                   | 37 |
| 36 | N/C                              | PETn1                   | 35 |
| 34 | N/C                              | GND                     | 33 |
| 32 | N/C                              | PERp1                   | 31 |
| 30 | N/C                              | PERn1                   | 29 |
| 28 | N/C                              | GND                     | 27 |
| 24 | N/C                              | PETp2                   | 23 |
| 22 | N/C                              | PETn2                   | 21 |
| 20 | N/C                              | GND                     | 19 |
| 18 | 3.3V                             | PERp2                   | 17 |
| 16 | 3.3V                             | PERn2                   | 15 |
| 14 | 3.3V                             | GND                     | 13 |
| 12 | 3.3V                             | PETp3                   | 11 |
| 10 | DA5/USSR (I/O)/AED1H (I/O)(3.3V) | PETn3                   | 9  |
| 8  | N/C                              | PERp3                   | 7  |
| 6  | N/C                              | PERn3                   | 5  |
| 4  | 3.3V                             | GND                     | 3  |
| 2  | 3.3V                             | GND                     | 1  |

FX505 RF reserve @20180131





**PEGATRON** Title : SSD/HDD

**PEGATRON PROPRIETARY AND CONFIDENTIAL**  
BG1-HW RDC-HW2-HW RD Dept.1 Engineer: XMAN

|      |                       |         |     |
|------|-----------------------|---------|-----|
| Size | Project Name          | FX505GE | Rev |
| A3   | Monday, July 23, 2018 | 51      | 10  |

|       |                       |    |
|-------|-----------------------|----|
| 15    | Monday, July 23, 2018 | 51 |
| Date: | Sheet                 | of |


52.USB3.0



WLAN bypass capacitors:



Place 10UF near WLAN power source side  
Place 0.1UF near pin 2,4,72,74




```

571182_CNH_PCH_H_EDS_1_Rev_lpl_P60/5718483_CFL_H_DDR4_RVP_KTD_SCH_Rev0p9_P107/224
GP1_14/CNV_BRI_DT_UART0_TXD;
An external pull-up or pull-down is required.
0 = Integrated CNVI enable.
1 = Integrated CNVI disable.
An external pull-up is required on this strap since 38.4
MHz XTAL is not supported on the PCH.
0 = 38.4 XTAL frequency selected. (Default)
1 = 24MHz XTAL frequency selected.

```

Date: \_\_\_\_\_ Sheet \_\_\_\_\_



+5VSUS 31,81

+5VS 36,48,50,51,57,80,86,87,89,91

Power LED

AIR PLANE LED

NOTE: AIR\_LED#\_R  
High -> airplane mode ON -> LED ON  
Low -> airplane mode OFF -> LED OFF

Charger LED

PCB/ID LOCATION

PWR LED  
LED5601

Charger LED  
LED5606

HDD LED  
LED5604



RF LED  
LED5602

HDD LED


|                                       |                                       |                |               |
|---------------------------------------|---------------------------------------|----------------|---------------|
| <b>PEGATRON</b>                       |                                       | Title : LED    |               |
| PEGATRON PROPRIETARY AND CONFIDENTIAL |                                       |                |               |
| BG1-HW RDC-HW2-HW RD Dept.            |                                       | Engineer: XMAN |               |
| Size<br>A4                            | Project Name<br>Monday, July 23, 2018 | Rev<br>56      | Rev<br>99 1.0 |
| Date:                                 |                                       | Sheet of       |               |



V<sup>2</sup>/R  
 0402 = 1/16W = 62.5mW  
 0603 = 1/10W = 100mW  
 0805 = 1/8W = 125mW  
 1206 = 1/4W = 250mW



all MOS mount for GPU Optimus function




PEGATRON DT-MB RESTRICTED SECRET  
 <Variant Name>


**PEGATRON** Title : PWR discharge  
 BG1-HW RD Dv2-HW RD Dept.1 Engineer: Allen Kuo

|                             |                |     |
|-----------------------------|----------------|-----|
| Size                        | Project Name   | Rev |
| Custom                      | FX505GE        | 1.0 |
| Date: Monday, July 23, 2018 | Sheet 57 of 99 |     |

### Battery Conn.




### AC in Conn.



FX505GE N17P Adaptor: 120W  
FX505GE N17E Adaptor: 150W


65.NUT,Screw hole,Tooling hole

M.2 SSD NUT:



Tooling hole

drill 3\*3.5



drill 1.7




drill 2.2\*1.7




Screw hole


B group:  
CPU GPU bracket hole




D group:




Near Audio Jack  
TOP: square 8  
BOT: phi 8 drill 3




E:  
TOP: phi 7 drill 6  
BOT: phi 7 drill 6




F:  
TOP: phi 8 drill 3  
BOT: phi 4 drill 3




C group:  
TOP: phi 8 drill 2.5  
BOT: phi 8 drill 2.5




H group:





I group:  
TOP: square8\*8.5 drill 2.5  
BOT: square8\*8.5 drill 2.5




TOP: phi 7 drill 3  
BOT: phi 7 drill 3



TOP: phi 3 drill 2.5  
BOT: phi 3 drill 2.5



Hall sensor




EC side PU


+3VSUS 7,21,22,23,24,26,28,30,31,33,36,44,48,53,74,81,88,92,96

EC processing time (3ms~33ms)







For Intel power sequence requestment  
ALL\_SYS\_PWRGD to Delay\_ALL\_SYS\_PGD >2ms  
Delay By EC(2ms)+ EC processing time (3ms~33ms)





PCIENB\_RXP[0..15]  
PCIENB\_RXN[0..15]

PCIENB\_RXP[0..15]  
PCIENB\_RXN[0..15]



|          |    |                            |   |
|----------|----|----------------------------|---|
| PEX_HVDD | 7  | 4 X 1uF (0402 X65)         | Heur GPU: 2 X 4.7uF (0603)<br>Midway bet GPU & VR: 1 X 10uF (0805)<br>1 X 22uF (0805) |
| PEX_DVDD | 14 | 1.0V<br>4 X 1uF (0402 X65) | Heur GPU: 2 X 4.7uF (0603)<br>Midway bet GPU & VR: 2 X 10uF (0805)<br>1 X 22uF (0805) |





Figure 8.9 GC6 2.1 High-Level Signal Connection Concept

DG-07875-001\_V08\_P295  
IFPxy\_RSET and IFPxy\_PLLVDD can be left unconnected if neither of IFPxy/IFPy is in use.  
If any IFP is used, all IFP\_IOVDD balls must be connected to power rail.



IFPAB

N17E-G1

U7000R

8/23 IFPC

IFPCD\_RSET

IFPCD\_PLLVDD

IFPC

N17E-G1

U7000Q

9/23 IFPD

IFPD\_RSET

IFPD\_PLLVDD

IFPD

N17E-G1

U7000Q

10/23 IFPE

IFPEF\_RSET

IFPEF\_PLLVDD

IFPE

N17E-G1

U7000P

IFPAB

N17E-G1

U7000Q

IFPAB

N17E-G1

U7000Q

IFPAB

N17E-G1

U7000Q

IFPAB

N17E-G1

U7000Q

IFPAB

N17E-G1


U7000Q

IFPAB

N17E-G1

U7000Q

IFPAB



IFPAB

N17E-G1

U7000R

8/23 IFPC

IFPCD\_RSET

IFPCD\_PLLVDD

IFPC

N17E-G1

U7000Q

9/23 IFPD

IFPD\_RSET

IFPD\_PLLVDD

IFPD

N17E-G1

U7000Q

10/23 IFPE

IFPEF\_RSET

IFPEF\_PLLVDD

IFPE

N17E-G1

U7000P

IFPAB

N17E-G1

U7000Q

IFPAB

N17E-G1

U7000Q

IFPAB

N17E-G1

U7000Q

IFPAB

N17E-G1

U7000Q


IFPAB

N17E-G1

U7000Q

IFPAB

N17E-G1



IFPAB

N17E-G1

U7000R

8/23 IFPC

IFPCD\_RSET

IFPCD\_PLLVDD

IFPC

N17E-G1

U7000Q

9/23 IFPD

IFPD\_RSET

IFPD\_PLLVDD

IFPD

N17E-G1

U7000Q

10/23 IFPE

IFPEF\_RSET

IFPEF\_PLLVDD

IFPE

N17E-G1

U7000P

IFPAB

N17E-G1

U7000Q

IFPAB

N17E-G1

U7000Q

IFPAB

N17E-G1

U7000Q

IFPAB

N17E-G1

U7000Q


IFPAB

N17E-G1

U7000Q

IFPAB

N17E-G1



IFPAB

N17E-G1

U7000R

8/23 IFPC

IFPCD\_RSET

IFPCD\_PLLVDD

IFPC

N17E-G1

U7000Q

9/23 IFPD

IFPD\_RSET

IFPD\_PLLVDD

IFPD

N17E-G1

U7000Q

10/23 IFPE

IFPEF\_RSET

IFPEF\_PLLVDD

IFPE

N17E-G1

U7000P

IFPAB

N17E-G1

U7000Q

IFPAB

N17E-G1

U7000Q

IFPAB

N17E-G1

U7000Q

IFPAB

N17E-G1

U7000Q


IFPAB

N17E-G1

U7000Q

IFPAB

N17E-G1



IFPAB

N17E-G1

U7000R

8/23 IFPC

IFPCD\_RSET

IFPCD\_PLLVDD

IFPC

N17E-G1

U7000Q

9/23 IFPD

IFPD\_RSET

IFPD\_PLLVDD

IFPD

N17E-G1

U7000Q

10/23 IFPE

IFPEF\_RSET

IFPEF\_PLLVDD

IFPE

N17E-G1

U7000P

IFPAB

N17E-G1

U7000Q

IFPAB

N17E-G1

U7000Q

IFPAB

N17E-G1

U7000Q

IFPAB

N17E-G1

U7000Q


IFPAB

N17E-G1

U7000Q

IFPAB

N17E-G1



IFPAB

N17E-G1

U7000R

8/23 IFPC

IFPCD\_RSET

IFPCD\_PLLVDD

IFPC

N17E-G1

U7000Q

9/23 IFPD

IFPD\_RSET

IFPD\_PLLVDD

IFPD

N17E-G1

U7000Q

10/23 IFPE

IFPEF\_RSET

IFPEF\_PLLVDD

IFPE

N17E-G1

U7000P

IFPAB

N17E-G1

U7000Q

IFPAB

N17E-G1

U7000Q

IFPAB

N17E-G1

U7000Q

IFPAB

N17E-G1

U7000Q


IFPAB

N17E-G1

U7000Q

IFPAB

N17E-G1



IFPAB

N17E-G1

U7000R

8/23 IFPC

IFPCD\_RSET

IFPCD\_PLLVDD

IFPC

N17E-G1

U7000Q

9/23 IFPD

IFPD\_RSET

IFPD\_PLLVDD

IFPD

N17E-G1

U7000Q

10/23 IFPE

IFPEF\_RSET

IFPEF\_PLLVDD

IFPE

N17E-G1

U7000P

IFPAB

N17E-G1

U7000Q

IFPAB

N17E-G1

U7000Q

IFPAB

N17E-G1

U7000Q

IFPAB

N17E-G1

U7000Q


IFPAB

N17E-G1

U7000Q

IFPAB

N17E-G1



IFPAB

N17E-G1

U7000R

8/23 IFPC

IFPCD\_RSET

IFPCD\_PLLVDD

IFPC

N17E-G1

U7000Q

9/23 IFPD


IFPD\_RSET

&lt;

15.2.3 Unconnected Signals (NC)

The following guidelines apply to unused MIO interfaces:

- Power up all VDD18 pins.
- Leave MIO data pins and clock pins floating.









[illegible]

| Command            | DRAM GPU           | DRAM Signal Definition |
|--------------------|--------------------|------------------------|
| For DRAM0 to DQ131 | For DRAM0 to DQ131 |                        |
| FBA_C000           | FBA_C016           | CA5'                   |
| FBA_C001           | FBA_C017           | CKE'                   |
| FBA_C002           | FBA_C018           | R5T'                   |
| FBA_C003           | FBA_C019           | RA5'                   |
| FBA_C004           | FBA_C020           | A1_A8                  |
| FBA_C005           | FBA_C021           | A10_A19                |
| FBA_C006           | FBA_C022           | A12, PFU               |
| FBA_C007           | FBA_C023           | AB*                    |
| FBA_C008           | FBA_C024           | AB_A11                 |
| FBA_C009           | FBA_C025           | A7_A8                  |
| FBA_C010           | FBA_C026           | WE*                    |
| FBA_C011           | FBA_C027           | AS_A16                 |
| FBA_C012           | FBA_C028           | AA_BA2                 |

[illegible]


Vinafix.com

## +5V0 & +3V0 POWER SUPPLY




(0.7A)

o+AC\_BAT\_SYS




## DDR & VTT POWER SUPPLY




| VID  | Reference Voltage (V) |
|------|-----------------------|
| High | 0.675                 |
| Low  | 0.75                  |

| SKU | Load current (A) | Low-side MOSFET (pcs) | Output 22uF/6.3V MLCC (pcs) |
|-----|------------------|-----------------------|-----------------------------|
| UMA | 0 ~ 5            | 1                     | 4                           |
| DSC | 0 ~ 8            | 2                     | 5                           |

## 1.8VSUS POWER SUPPLY



## 1.5VS POWER SUPPLY




+1.5V0  
TDC :0.0726A  
PWR Cap. :4.7uF\*1pcs  
Total Cap. :4.7uF






# +NVVDD POWER SUPPLY

|       |        |
|-------|--------|
| R8700 | 6.19K  |
| R8701 | 20.5K  |
| R8702 | 4.32K  |
| R8704 | 16.5K  |
| R8705 | 309    |
| C8700 | 4.7nF  |
| Vmin  | 0.3V   |
| Vmax  | 1.3V   |
| Vboot | 0.8V   |
| VSTB  | 6.25mV |



# BATTERY CHARGER



# +FBVDDQ POWER SUPPLY


| VGA_DDR_PSI  | VO_action    |
|--------------|--------------|
| ~ 0.4V       | 1 Phase DEM  |
| 0.7 ~ 0.88V  | 1 Phase FCCM |
| 1.08 ~ 1.35V | 2 Phase DEM  |
| 1.6 ~ PVCC   | 2 Phase FCCM |

(1 Phase)  
TDC :20A  
Frequency :305KHz  
PWR Cap. :940uF  
EE Cap. :139.5uF  
Total Cap. :1079.5uF  
ESR :3mOHM


Vinafix.com

|  |                              |                             |                    |
|--|------------------------------|-----------------------------|--------------------|
| <b>PEGATRON</b>                                      |                              | Title . <b>DETECT</b>       |                    |
| <small>PEGATRON PROPRIETARY AND CONFIDENTIAL</small> |                              |                             |                    |
| <small>Pegatron Corp.</small>                        |                              | Engineer: <b>Steven Kuo</b> |                    |
| <small>Size</small>                                  | <small>Project Name</small>  | <b>G15G</b>                 | <small>Rev</small> |
| <b>Custom</b>  | <b>Monday, July 23, 2018</b> | <b>90</b>                   | <b>1/8</b>         |
| <small>Date:</small>                                 |                              | <small>Sheet</small>        | <small>of</small>  |
|  |                              | <b>1</b>                    |                    |


| SUSC# | PWR | POWER |
|-------|-----|-------|
| 1     | 1   | 1     |
| 2     | 1   | 1     |
| 3     | 1   | 1     |
| 4     | 1   | 1     |
| 5     | 1   | 1     |
| 6     | 1   | 1     |
| 7     | 1   | 1     |
| 8     | 1   | 1     |
| 9     | 1   | 1     |
| 10    | 1   | 1     |
| 11    | 1   | 1     |
| 12    | 1   | 1     |
| 13    | 1   | 1     |
| 14    | 1   | 1     |
| 15    | 1   | 1     |
| 16    | 1   | 1     |
| 17    | 1   | 1     |
| 18    | 1   | 1     |
| 19    | 1   | 1     |
| 20    | 1   | 1     |
| 21    | 1   | 1     |
| 22    | 1   | 1     |
| 23    | 1   | 1     |
| 24    | 1   | 1     |
| 25    | 1   | 1     |
| 26    | 1   | 1     |
| 27    | 1   | 1     |
| 28    | 1   | 1     |
| 29    | 1   | 1     |
| 30    | 1   | 1     |
| 31    | 1   | 1     |
| 32    | 1   | 1     |
| 33    | 1   | 1     |
| 34    | 1   | 1     |
| 35    | 1   | 1     |
| 36    | 1   | 1     |
| 37    | 1   | 1     |
| 38    | 1   | 1     |
| 39    | 1   | 1     |
| 40    | 1   | 1     |
| 41    | 1   | 1     |
| 42    | 1   | 1     |
| 43    | 1   | 1     |
| 44    | 1   | 1     |
| 45    | 1   | 1     |
| 46    | 1   | 1     |
| 47    | 1   | 1     |
| 48    | 1   | 1     |
| 49    | 1   | 1     |
| 50    | 1   | 1     |
| 51    | 1   | 1     |
| 52    | 1   | 1     |
| 53    | 1   | 1     |
| 54    | 1   | 1     |
| 55    | 1   | 1     |
| 56    | 1   | 1     |
| 57    | 1   | 1     |
| 58    | 1   | 1     |
| 59    | 1   | 1     |
| 60    | 1   | 1     |
| 61    | 1   | 1     |
| 62    | 1   | 1     |
| 63    | 1   | 1     |
| 64    | 1   | 1     |
| 65    | 1   | 1     |
| 66    | 1   | 1     |
| 67    | 1   | 1     |
| 68    | 1   | 1     |
| 69    | 1   | 1     |
| 70    | 1   | 1     |
| 71    | 1   | 1     |
| 72    | 1   | 1     |
| 73    | 1   | 1     |
| 74    | 1   | 1     |
| 75    | 1   | 1     |
| 76    | 1   | 1     |
| 77    | 1   | 1     |
| 78    | 1   | 1     |
| 79    | 1   | 1     |
| 80    | 1   | 1     |
| 81    | 1   | 1     |
| 82    | 1   | 1     |
| 83    | 1   | 1     |
| 84    | 1   | 1     |
| 85    | 1   | 1     |
| 86    | 1   | 1     |
| 87    | 1   | 1     |
| 88    | 1   | 1     |
| 89    | 1   | 1     |
| 90    | 1   | 1     |
| 91    | 1   | 1     |
| 92    | 1   | 1     |
| 93    | 1   | 1     |
| 94    | 1   | 1     |
| 95    | 1   | 1     |
| 96    | 1   | 1     |
| 97    | 1   | 1     |
| 98    | 1   | 1     |
| 99    | 1   | 1     |
| 100   | 1   | 1     |



DSC\_VGA\_PWR POWER Control    SUSB#\_PWR POWER Control




# POWER GOOD DETECTOR



|              |  |              |  |
|--------------|--|--------------|--|
| +A/D_DOCK_IN |  | +A/D_DOCK_IN | 60,88  |
| +BAT_CON     |  | +BAT_CON     | 60,88  |
| +AC_BAT_SYS  |  | +AC_BAT_SYS  | 45,80,81,82,83,88,94,97  |
| +12VSUS      |  | +12VSUS      | 81,91  |
| +3VO         |  | +3VO         | 81,84,85,91,95   |
| +3VSUS       |  | +3VSUS       | 7,21,22,23,24,26,28,30,31,33,36,44,48,53,68,74,81,88,92,96                   |
| +3V          |  | +3V          | 24,57,68,91,92   |
| +3VS         |  | +3VS         | 7,16,21,22,23,24,28,30,31,32,33,36,44,45,48,50,51,57,70,74,87,88,89,91,92,96 |
| +3VS_VGA     |  | +3VS_VGA     | 57,74,87,91,97   |
| +3VA         |  | +3VA         | 25,30,57,66,74,81,88   |
| +5VO         |  | +5VO         | 81,82,83,91,94,95,96   |
| +5VSUS       |  | +5VSUS       | 31,56,81   |
| +5V          |  | +5V          | 7,52,57,91   |
| +5VS         |  | +5VS         | 36,48,50,51,56,57,80,86,87,89,91   |
| +1.05VO      |  | +1.05VO      | 82,91  |
| +1.05VSUS    |  | +1.05VSUS    | 26,82  |
| +1.05V       |  | +1.05V       | 7,10,24,32,57,80,91  |
| +1.05VS      |  | +1.05VS      | 7,10,57,91   |
| +1.2VO_DDR   |  | +1.2VO_DDR   | 83,91,96   |
| +1P2V        |  | +1P2V        | 7,10,16,17,18,24,57,83   |
| +0.6VO       |  | +0.6VO       | 83   |
| +VTT_DDR     |  | +VTT_DDR     | 16,17,18,57,83   |
| +1.8VO       |  | +1.8VO       | 84,91  |
| +1.8VSUS     |  | +1.8VSUS     | 21,26,53,84  |
| +1V8_MAIN    |  | +1V8_MAIN    | 48,57,70,71,72,74,75,91  |
| +1V8_AON     |  | +1V8_AON     | 57,70,74,75,87,89,91   |
| +0.95VO      |  | +0.95VO      | 94   |
| +VCCIO       |  | +VCCIO       | 3,6,7,10,94  |
| +2.5VO       |  | +2.5VO       | 95   |
| +2P5VPP      |  | +2P5VPP      | 16,17,18,57,95   |
| +PEX_VDD     |  | +PEX_VDD     | 57,70,72,96  |
| +NVVDD       |  | +NVVDD       | 57,75,87   |
| +FBVDDQ      |  | +FBVDDQ      | 57,71,75,76,77,78,89   |
| +NVVDDS      |  | +NVVDDS      |  |
| +VCORE       |  | +VCORE       | 9,80   |
| +VCCGT       |  | +VCCGT       | 9,80   |
| +VCCSA       |  | +VCCSA       | 10,80  |

## FOR POWER TEST



|                                       |                           |                             |  |
|---------------------------------------|---------------------------|-----------------------------|--|
| <b>PEGATRON</b>                       |                           | Title : <b>Signal</b>       |  |
| PEGATRON PROPRIETARY AND CONFIDENTIAL |                           | Engineer: <b>Steven Kuo</b> |  |
| Size: <b>Custom</b>                   | Project Name: <b>G15G</b> | Rev: <b>1.0</b>             |  |
| Date: <b>Monday, July 23, 2018</b>    | Sheet: <b>93</b>          | of: <b>108</b>              |  |



(0.7A)


o+AC\_BAT\_SYS

C9412 @  
1500PF/50V  
vx\_c0402\_small  
X7R/ +/-10%


C9413  
10UF/25V  
X5R/ +/-10%  
vx\_c0805\_h57\_small

C9401 @  
10UF/25V  
X5R/ +/-10%  
vx\_c0805\_h57\_small

all



# +2.5V POWER SUPPLY




MAX current : 1.3  
PWR Cap. : 22uF  
Total Cap. : 22uF




Input current=11A  
+AC\_BAT\_SYS


+AC\_BAT\_SYS\_FBVDQ

VGA Input current=9A Input current=5A  
+AC\_BAT\_SYS\_NVVDD






## Power LED




## AIR PLANE LED(White)


NOTE: AIR\_LED#\_R  
High -> airplane mode ON -> LED ON  
Low -> airplane mode OFF -> LED OFF




## Charger LED(White/Orange)



## HDD LED



## PCB/ID LOCATION




## Tooling Hole

DBH01  
HOLE\_NPTH



### Frame Buffer Partitions A/B/C/D



| GDRC CMM Mapping |          |          |
|------------------|----------|----------|
| CMM              | 0-31     | 32-63    |
| CMM0             | CAS*     |          |
| CMM1             | CNE†     |          |
| CMM2             | HST†     |          |
| CMM3             | IAS†     |          |
| CMM4             | A1, A8   |          |
| CMM5             | A0, A10  |          |
| CMM6             | A12, RFU |          |
| CMM7             | ABP      |          |
| CMM8             | AE, A11  |          |
| CMM9             | A7, A8   |          |
| CMM10            | WE†      |          |
| CMM11            | A1, BA1  |          |
| CMM12            | A1, BA2  |          |
| CMM13            | A2, BA0  |          |
| CMM14            | A3, BA3  |          |
| CMM15            | CSP      |          |
| CMM16            |          | CAS*     |
| CMM17            |          | CNE†     |
| CMM18            |          | HST†     |
| CMM19            |          | IAS†     |
| CMM20            |          | A1, A9   |
| CMM21            |          | A0, A10  |
| CMM22            |          | A12, RFU |
| CMM23            |          | ABP      |
| CMM24            |          | AE, A11  |
| CMM25            |          | A7, A8   |
| CMM26            |          | WE†      |
| CMM27            |          | AS, BA1  |
| CMM28            |          | AS, BA2  |
| CMM29            |          | A2, BA0  |
| CMM30            |          | A3, BA3  |
| CMM31            |          | CSP      |

MEMORY : FBA Partition 31:0 (Mirror)  
MEMORY : FBA Partition 63:32 (Normal)

Table 9.3 GDDR5 Command Mapping (G4B-256 packages)

| Command                | Pin                    | Signal Definition      |
|------------------------|------------------------|------------------------|
| For DRAMs used in Q100 | For DRAMs used in Q100 | For DRAMs used in Q100 |
| FBA_CMD0               | FBA_CMD0               | CAD0                   |
| FBA_CMD1               | FBA_CMD1               | CAD1                   |
| FBA_CMD2               | FBA_CMD2               | CAD2                   |
| FBA_CMD3               | FBA_CMD3               | CAD3                   |
| FBA_CMD4               | FBA_CMD4               | CAD4                   |
| FBA_CMD5               | FBA_CMD5               | CAD5                   |
| FBA_CMD6               | FBA_CMD6               | CAD6                   |
| FBA_CMD7               | FBA_CMD7               | CAD7                   |
| FBA_CMD8               | FBA_CMD8               | CAD8                   |
| FBA_CMD9               | FBA_CMD9               | CAD9                   |
| FBA_CMD10              | FBA_CMD10              | CAD10                  |
| FBA_CMD11              | FBA_CMD11              | CAD11                  |
| FBA_CMD12              | FBA_CMD12              | CAD12                  |
| FBA_CMD13              | FBA_CMD13              | CAD13                  |
| FBA_CMD14              | FBA_CMD14              | CAD14                  |
| FBA_CMD15              | FBA_CMD15              | CAD15                  |
| FBA_CMD16              | FBA_CMD16              | CAD16                  |
| FBA_CMD17              | FBA_CMD17              | CAD17                  |
| FBA_CMD18              | FBA_CMD18              | CAD18                  |
| FBA_CMD19              | FBA_CMD19              | CAD19                  |
| FBA_CMD20              | FBA_CMD20              | CAD20                  |
| FBA_CMD21              | FBA_CMD21              | CAD21                  |
| FBA_CMD22              | FBA_CMD22              | CAD22                  |
| FBA_CMD23              | FBA_CMD23              | CAD23                  |
| FBA_CMD24              | FBA_CMD24              | CAD24                  |
| FBA_CMD25              | FBA_CMD25              | CAD25                  |
| FBA_CMD26              | FBA_CMD26              | CAD26                  |
| FBA_CMD27              | FBA_CMD27              | CAD27                  |
| FBA_CMD28              | FBA_CMD28              | CAD28                  |
| FBA_CMD29              | FBA_CMD29              | CAD29                  |
| FBA_CMD30              | FBA_CMD30              | CAD30                  |
| FBA_CMD31              | FBA_CMD31              | CAD31                  |
| FBA_CMD32              | FBA_CMD32              | CAD32                  |
| FBA_CMD33              | FBA_CMD33              | CAD33                  |
| FBA_CMD34              | FBA_CMD34              | CAD34                  |
| FBA_CMD35              | FBA_CMD35              | CAD35                  |
| FBA_CMD36              | FBA_CMD36              | CAD36                  |
| FBA_CMD37              | FBA_CMD37              | CAD37                  |
| FBA_CMD38              | FBA_CMD38              | CAD38                  |
| FBA_CMD39              | FBA_CMD39              | CAD39                  |
| FBA_CMD40              | FBA_CMD40              | CAD40                  |
| FBA_CMD41              | FBA_CMD41              | CAD41                  |
| FBA_CMD42              | FBA_CMD42              | CAD42                  |
| FBA_CMD43              | FBA_CMD43              | CAD43                  |
| FBA_CMD44              | FBA_CMD44              | CAD44                  |
| FBA_CMD45              | FBA_CMD45              | CAD45                  |
| FBA_CMD46              | FBA_CMD46              | CAD46                  |
| FBA_CMD47              | FBA_CMD47              | CAD47                  |
| FBA_CMD48              | FBA_CMD48              | CAD48                  |
| FBA_CMD49              | FBA_CMD49              | CAD49                  |
| FBA_CMD50              | FBA_CMD50              | CAD50                  |
| FBA_CMD51              | FBA_CMD51              | CAD51                  |
| FBA_CMD52              | FBA_CMD52              | CAD52                  |
| FBA_CMD53              | FBA_CMD53              | CAD53                  |
| FBA_CMD54              | FBA_CMD54              | CAD54                  |
| FBA_CMD55              | FBA_CMD55              | CAD55                  |
| FBA_CMD56              | FBA_CMD56              | CAD56                  |
| FBA_CMD57              | FBA_CMD57              | CAD57                  |
| FBA_CMD58              | FBA_CMD58              | CAD58                  |
| FBA_CMD59              | FBA_CMD59              | CAD59                  |
| FBA_CMD60              | FBA_CMD60              | CAD60                  |
| FBA_CMD61              | FBA_CMD61              | CAD61                  |
| FBA_CMD62              | FBA_CMD62              | CAD62                  |
| FBA_CMD63              | FBA_CMD63              | CAD63                  |
| FBA_CMD64              | FBA_CMD64              | CAD64                  |
| FBA_CMD65              | FBA_CMD65              | CAD65                  |
| FBA_CMD66              | FBA_CMD66              | CAD66                  |
| FBA_CMD67              | FBA_CMD67              | CAD67                  |
| FBA_CMD68              | FBA_CMD68              | CAD68                  |
| FBA_CMD69              | FBA_CMD69              | CAD69                  |
| FBA_CMD70              | FBA_CMD70              | CAD70                  |
| FBA_CMD71              | FBA_CMD71              | CAD71                  |
| FBA_CMD72              | FBA_CMD72              | CAD72                  |
| FBA_CMD73              | FBA_CMD73              | CAD73                  |
| FBA_CMD74              | FBA_CMD74              | CAD74                  |
| FBA_CMD75              | FBA_CMD75              | CAD75                  |
| FBA_CMD76              | FBA_CMD76              | CAD76                  |
| FBA_CMD77              | FBA_CMD77              | CAD77                  |
| FBA_CMD78              | FBA_CMD78              | CAD78                  |
| FBA_CMD79              | FBA_CMD79              | CAD79                  |
| FBA_CMD80              | FBA_CMD80              | CAD80                  |
| FBA_CMD81              | FBA_CMD81              | CAD81                  |
| FBA_CMD82              | FBA_CMD82              | CAD82                  |
| FBA_CMD83              | FBA_CMD83              | CAD83                  |
| FBA_CMD84              | FBA_CMD84              | CAD84                  |
| FBA_CMD85              | FBA_CMD85              | CAD85                  |
| FBA_CMD86              | FBA_CMD86              | CAD86                  |
| FBA_CMD87              | FBA_CMD87              | CAD87                  |
| FBA_CMD88              | FBA_CMD88              | CAD88                  |
| FBA_CMD89              | FBA_CMD89              | CAD89                  |
| FBA_CMD90              | FBA_CMD90              | CAD90                  |
| FBA_CMD91              | FBA_CMD91              | CAD91                  |
| FBA_CMD92              | FBA_CMD92              | CAD92                  |
| FBA_CMD93              | FBA_CMD93              | CAD93                  |
| FBA_CMD94              | FBA_CMD94              | CAD94                  |
| FBA_CMD95              | FBA_CMD95              | CAD95                  |
| FBA_CMD96              | FBA_CMD96              | CAD96                  |
| FBA_CMD97              | FBA_CMD97              | CAD97                  |
| FBA_CMD98              | FBA_CMD98              | CAD98                  |
| FBA_CMD99              | FBA_CMD99              | CAD99                  |
| FBA_CMD100             | FBA_CMD100             | CAD100                 |

Table 9.3 GDDR5 Command Mapping (G4B-256 packages) (Continued)


| Command                | Pin                    | Signal Definition      |
|------------------------|------------------------|------------------------|
| For DRAMs used in Q100 | For DRAMs used in Q100 | For DRAMs used in Q100 |
| FBA_CMD101             | FBA_CMD101             | CAD101                 |
| FBA_CMD102             | FBA_CMD102             | CAD102                 |
| FBA_CMD103             | FBA_CMD103             | CAD103                 |
| FBA_CMD104             | FBA_CMD104             | CAD104                 |
| FBA_CMD105             | FBA_CMD105             | CAD105                 |
| FBA_CMD106             | FBA_CMD106             | CAD106                 |
| FBA_CMD107             | FBA_CMD107             | CAD107                 |
| FBA_CMD108             | FBA_CMD108             | CAD108                 |
| FBA_CMD109             | FBA_CMD109             | CAD109                 |
| FBA_CMD110             | FBA_CMD110             | CAD110                 |
| FBA_CMD111             | FBA_CMD111             | CAD111                 |
| FBA_CMD112             | FBA_CMD112             | CAD112                 |
| FBA_CMD113             | FBA_CMD113             | CAD113                 |
| FBA_CMD114             | FBA_CMD114             | CAD114                 |
| FBA_CMD115             | FBA_CMD115             | CAD115                 |
| FBA_CMD116             | FBA_CMD116             | CAD116                 |
| FBA_CMD117             | FBA_CMD117             | CAD117                 |
| FBA_CMD118             | FBA_CMD118             | CAD118                 |
| FBA_CMD119             | FBA_CMD119             | CAD119                 |
| FBA_CMD120             | FBA_CMD120             | CAD120                 |
| FBA_CMD121             | FBA_CMD121             | CAD121                 |
| FBA_CMD122             | FBA_CMD122             | CAD122                 |
| FBA_CMD123             | FBA_CMD123             | CAD123                 |
| FBA_CMD124             | FBA_CMD124             | CAD124                 |
| FBA_CMD125             | FBA_CMD125             | CAD125                 |
| FBA_CMD126             | FBA_CMD126             | CAD126                 |
| FBA_CMD127             | FBA_CMD127             | CAD127                 |
| FBA_CMD128             | FBA_CMD128             | CAD128                 |
| FBA_CMD129             | FBA_CMD129             | CAD129                 |
| FBA_CMD130             | FBA_CMD130             | CAD130                 |
| FBA_CMD131             | FBA_CMD131             | CAD131                 |
| FBA_CMD132             | FBA_CMD132             | CAD132                 |
| FBA_CMD133             | FBA_CMD133             | CAD133                 |
| FBA_CMD134             | FBA_CMD134             | CAD134                 |
| FBA_CMD135             | FBA_CMD135             | CAD135                 |
| FBA_CMD136             | FBA_CMD136             | CAD136                 |
| FBA_CMD137             | FBA_CMD137             | CAD137                 |
| FBA_CMD138             | FBA_CMD138             | CAD138                 |
| FBA_CMD139             | FBA_CMD139             | CAD139                 |
| FBA_CMD140             | FBA_CMD140             | CAD140                 |
| FBA_CMD141             | FBA_CMD141             | CAD141                 |
| FBA_CMD142             | FBA_CMD142             | CAD142                 |
| FBA_CMD143             | FBA_CMD143             | CAD143                 |
| FBA_CMD144             | FBA_CMD144             | CAD144                 |
| FBA_CMD145             | FBA_CMD145             | CAD145                 |
| FBA_CMD146             | FBA_CMD146             | CAD146                 |
| FBA_CMD147             | FBA_CMD147             | CAD147                 |
| FBA_CMD148             | FBA_CMD148             | CAD148                 |
| FBA_CMD149             | FBA_CMD149             | CAD149                 |
| FBA_CMD150             | FBA_CMD150             | CAD150                 |
| FBA_CMD151             | FBA_CMD151             | CAD151                 |
| FBA_CMD152             | FBA_CMD152             | CAD152                 |
| FBA_CMD153             | FBA_CMD153             | CAD153                 |
| FBA_CMD154             | FBA_CMD154             | CAD154                 |
| FBA_CMD155             | FBA_CMD155             | CAD155                 |
| FBA_CMD156             | FBA_CMD156             | CAD156                 |
| FBA_CMD157             | FBA_CMD157             | CAD157                 |
| FBA_CMD158             | FBA_CMD158             | CAD158                 |
| FBA_CMD159             | FBA_CMD159             | CAD159                 |
| FBA_CMD160             | FBA_CMD160             | CAD160                 |
| FBA_CMD161             | FBA_CMD161             | CAD161                 |
| FBA_CMD162             | FBA_CMD162             | CAD162                 |
| FBA_CMD163             | FBA_CMD163             | CAD163                 |
| FBA_CMD164             | FBA_CMD164             | CAD164                 |
| FBA_CMD165             | FBA_CMD165             | CAD165                 |
| FBA_CMD166             | FBA_CMD166             | CAD166                 |
| FBA_CMD167             | FBA_CMD167             | CAD167                 |
| FBA_CMD168             | FBA_CMD168             | CAD168                 |
| FBA_CMD169             | FBA_CMD169             | CAD169                 |
| FBA_CMD170             | FBA_CMD170             | CAD170                 |
| FBA_CMD171             | FBA_CMD171             | CAD171                 |
| FBA_CMD172             | FBA_CMD172             | CAD172                 |
| FBA_CMD173             | FBA_CMD173             | CAD173                 |
| FBA_CMD174             | FBA_CMD174             | CAD174                 |
| FBA_CMD175             | FBA_CMD175             | CAD175                 |
| FBA_CMD176             | FBA_CMD176             | CAD176                 |
| FBA_CMD177             | FBA_CMD177             | CAD177                 |
| FBA_CMD178             | FBA_CMD178             | CAD178                 |
| FBA_CMD179             | FBA_CMD179             | CAD179                 |
| FBA_CMD180             | FBA_CMD180             | CAD180                 |
| FBA_CMD181             | FBA_CMD181             | CAD181                 |
| FBA_CMD182             | FBA_CMD182             | CAD182                 |
| FBA_CMD183             | FBA_CMD183             | CAD183                 |
| FBA_CMD184             | FBA_CMD184             | CAD184                 |
| FBA_CMD185             | FBA_CMD185             | CAD185                 |
| FBA_CMD186             | FBA_CMD186             | CAD186                 |
| FBA_CMD187             | FBA_CMD187             | CAD187                 |
| FBA_CMD188             | FBA_CMD188             | CAD188                 |
| FBA_CMD189             | FBA_CMD189             | CAD189                 |
| FBA_CMD190             | FBA_CMD190             | CAD190                 |
| FBA_CMD191             | FBA_CMD191             | CAD191                 |
| FBA_CMD192             | FBA_CMD192             | CAD192                 |
| FBA_CMD193             | FBA_CMD193             | CAD193                 |
| FBA_CMD194             | FBA_CMD194             | CAD194                 |
| FBA_CMD195             | FBA_CMD195             | CAD195                 |
| FBA_CMD196             | FBA_CMD196             | CAD196                 |
| FBA_CMD197             | FBA_CMD197             | CAD197                 |
| FBA_CMD198             | FBA_CMD198             | CAD198                 |
| FBA_CMD199             | FBA_CMD199             | CAD199                 |
| FBA_CMD200             | FBA_CMD200             | CAD200                 |

Table 9.18 DRAM Side FBVDDQ Decoupling (Continued)





---



## VCORE POWER SUPPLY

